Memory Hierarchy

Bojian Zheng

CSCD70 Spring 2018

bojian@cs.toronto.edu

Memory Hierarchy

- From programmer's point of view, memory
 - has infinite capacity (i.e. can store infinite amount of data)
 - has zero access time (latency)
- But those two requirements **contradict** with each other.
 - Large memory usually has high access latency.
 - Fast memory cannot go beyond certain capacity limit.
- Therefore, we want to have <u>multiple levels of storage</u> and ensure most of the data the processor needs is kept in the fastest level.

Memory Hierarchy

What in reality



What we see (Ideally)

Main Memory (Large AND Fast)

Locality

• **Temporal** Locality: If an address gets accessed, then it is very likely that the exact same address will be accessed <u>once</u> <u>again</u> in the <u>near future</u>.

unsigned a = 10;

// 'a' will hopefully be used again soon

Locality

• **Spatial** Locality: If an address gets accessed, then it is very likely that **<u>nearby</u>** addresses will be accessed in the **<u>near future</u>**.

Cache Basics

 Memory is divided into <u>fixed</u> <u>size blocks</u>. Each block maps to one location in the cache (called <u>cache block</u> or <u>cache line</u>), determined by the index bites.

tag index offset

Memory Address

Direct-Mapped Cache



7

Direct-Mapped Cache: Problem

- Suppose that two variables A (address O'b100000) and B (address O'b1100000) map to the same cache line. Interleaving accesses to them will lead to 0 hit rate (i.e. A->B->A->B->...).
- Those are called <u>conflict</u> misses (more later).



Set-Associative Cache



9

Set-Associative Cache: Problem

- More expansive <u>tag comparison</u>.
- More complicated design lots of things to consider:
 - Where should we insert the new incoming cache block?
 - What happens when a cache hit occurs? How should we adjust the priorities?
 - What happens when a cache miss occurs, and the cache set has been fully occupied (**<u>Replacement Policy</u>**)?

Replacement Policy

- Which one to evict under the condition that the cache set is full?
 - Least-Recently-Used?
 - Random?
 - Pseudo-Least-Recently-Used?
- Belady's (a.k.a. Optimal) Replacement Policy
 - Evict block that <u>will be</u> reused furthest in the future.
 - **Impossible** to implement in hardware ... why?
 - But is still **<u>useful</u>** ... why?

Cache Misses

- There are <u>3</u> types of cache misses:
 - <u>Cold Misses</u>: happens whenever we reference one variable (memory location) for the first time. Such misses are <u>unavoidable (???)</u>.
 - Capacity Misses: happens because our cache is too small.
 - Misses that happen even under fully-associative cache and optimal replacement policy.
 - Cache size is smaller than working set size.
 - **Conflict Misses**: happens because we do not have enough associativity.

Handling Writes

• Write-Back vs. Write-Through

- Write-Back: Write modified data to memory when the cache block is evicted.
 - (+) Can effectively combine multiple writes to the same block.
 - (-) Needs an extra bit indicating <u>dirty</u> or clean.
- Write-Through: Write modified data to memory whenever write occurs.
 - (+) Simple and makes it easy when arguing about <u>consistency</u>.
 - (-) Cannot combine writes and is more bandwidth intensive.

Prefetching

- Upon one cache miss, try to **predict** what the next cache miss will be.
- For instance, miss on $A[0] \Rightarrow$ prefetch A[1] into the cache.
- Good for memory access patterns that are highly **predictable**, e.g.
 - Instruction Memory
 - Array Accesses (Uniform Stride)
- <u>Risk: Cache Pollution</u>
- Goal: Timeliness, Coverage, Accuracy

Questions?

- Cache Basics
 - Cache
 - Locality
 - Set-Associativity
 - Replacement Policy
- Cache Misses
 - Cold
 - Capacity
 - Conflict

- Handling Writes
 - Write-Back
 - Write-Through
- Prefetching
 - Risk
 - Goal

• Ok ... So how this is related to compiler? unsigned A[20][10];

```
for (unsigned i = 0; i < 10; ++i)
    for (unsigned j = 0; j < 20; ++j)
        A[j][i] = j * 10 + i; // Assume A is <u>row-major</u>.
```

• This is not very nice ... because cache has been utilized badly : (

for $(i \in [0, 10))$ for $(j \in [0, 20))$ A[j][i] = j * 10 + i;for $(i \in [0, 20))$ A[j][i] = j * 10 + i;A[j][i] = j * 10 + i;



• Consider another example: unsigned A[100][100];

```
for (unsigned i = 0; i < 100; ++i)
for (unsigned j = 0; j < 100; ++j)
sum += A[i][j]
```

• Apply <u>prefetching</u>: unsigned A[100][100];

```
for (unsigned i = 0; i < 100; ++i)
    for (unsigned j = 0; j < 100; j += $_BLOCK_SIZE)
        for (unsigned jj = j; jj < j + $_BLOCK_SIZE; ++jj)
            prefetch(&A[i][j] + $_BLOCK_SIZE)
            sum += A[i][jj]</pre>
```

Preview: Design Tradeoff

• Consider the following code: unsigned A[20][10];

```
for (unsigned i = 0; i < 10; ++i)
for (unsigned j = 0; j < 19; ++j)
A[j][i] = A[j+1][i];
```

Preview: Design Tradeoff

Loop Parallelization for ($i \in [0, 10)$) for ($j \in [0, 19)$) A[j][i] = A[j+1][i];

Cache Locality for $(j \in [0, 19))$ for $(i \in [0, 10))$ A[j][i] = A[j+1][i];